UNCLASSIFIED

AD 295 736

Reproduced by the

ARMED SERVICES TECHNICAL INFORMATION AGENCY
ARLINGTON HALL STATION
ARLINGTON 12, VIRGINIA



UNCLASSIFIED


NOTICE: When government or other drawings, specifications or other data are used for any purpose other than in connection with a definitely related government procurement operation, the U. S. Government thereby incurs no responsibility, nor any obligation whatsoever; and the fact that the Government may have formulated, furnished, or in any way supplied the said drawings, specifications, or other data is not to be regarded by implication or otherwise as in any manner licensing the holder or any other person or corporation, or conveying any rights or permission to manufacture, use or sell any patented invention that may in any way be related thereto.

92 136

6 CATALOGED BY ASTIA As AD No. 2226

90

982200



ASTIA
FEB 8 1963
TISIA

QUARTERLY REPORT NO. 2 PRODUCTION ENGINEERING MEASURE ON 2N1708 SILICON PLANAR EPITAXIAL TRANSISTOR

CONTRACT NO. DA-36-039-SC-86729

FOR

U.S. ARMY ELECTRONICS MATERIAL AGENCY PHILADELPHIA, PENNSYLVANIA

Period Covered

1 August 1962 thru 31 October 1962

Written By:

(see text)

Edited By:

L.R. Possemato

Reviewed By:

W.L. Totten

Approved By:

M. Geller, Manager

Engineering

Cintuelo U.T.9

P.T. Valentine, Manager Reliability Improvement

Projects

E.O. Johnson Chief Engineer

RADIO CORPORATION OF AMERICA

Semiconductor and Materials Division

Somerville, New Jersey

TRANSISTOR QUARTERLY REPORTS-BASIC LIST

Commanding General U.S. Army Electronics Research and Development Agency Fort Monmouth, New Jersey ATTN: Dr. Harold Jacobs Solid State and Frequency Control Division	3
Commander Wright Air Development Division ATTN: Mr. R.D. Alberts, (WCLKS) Wright Patterson Air Force Base, Ohio	2
Advisory Group on Electronic Devices 346 Broadway, 8th. Floor New York 13, New York	2
Armed Services Technical Information Agency ATTN: TICSCA/42740 Arlington Hall Station Arlington 12, Virginia	10
Commander Air Research and Development Command ATTN: RDTCT Andrews Air Force Base Washington 25, D.C.	1
Air Force Cambridge Research Center ATTN: Mr. R.A. Bradbury (CRRSC) L.G. Hanscom Field Bedford, Massachusetts	1
A.H. Young Department of the Navy Bureau of Ships Semiconductors Group, Code 691 A1	_
Washington 25, D.C. G. Abraham, Code 5266 U.S. Naval Research Laboratory	1
Washington 25, D.C. Defense Electronics Supply Center Directorate of Engineering and Standardization	1
(DESC-ECT/R.E. Cooper) 1507 Wilmington Pike Dayton 20, Ohio	1
Dr. Robert Rediker, Gr. 85 Division 8, Room C-310 Lincoln Laboratory Lexington, Massachusetts	1

U.S. Army Electronics Material Agency ATTN: Chief, Quality Assurance Operations Div. 225 South Eighteenth Street Philadelphia 3, Pennsylvania	3
Commanding Officer U.S. Army Electronics Material Support Agency ATTN: Mr. Leon Kramer Fort Monmouth, New Jersey	נ
Commanding General U.S. Army Electronics Command ATTN: Mr. Fitzpatrick Room 309, Russell Hall Fort Monmouth, New Jersey	1
Diamond Ordnance Fuze Laboratories Connecticut and Van Ness Streets, N.W. Washington 25, D.C. ATTN: DOFL Library Room 211, Bldg. 92 (ORDTL-C11-59-138L)	1
General Electric Company Electronic Park Syracuse, New York Attention: Mr. T.F. Kendall	
Building 7, Room 152 Hughes Products Semiconductor Division Newport Beach, California	1
Motorola, Inc. 5005 East McDowell Road Phoenix, Arizona Attention: Mr. James LaRue	1
Pacific Semiconductors, Inc. 14520 S. Aviation Blvd. Lawndale, California Attention: Dr. H.Q. North	1
Philco Corporation Lansdale Division Church Road	-
Lansdale, Pennsylvania Attention: Mr. Frank Mayock Radio Corporation of America Somerville, New Jersey	1
leboneton. Mr. D. Donkims	_

Raytheon Manufacturing Company Chelmsford Street Lowell, Massachusetts Attention: Mr. W.W. Robinson	1
Sylvania Electric Products, Inc. 100 Sylvan Road Woburn, Massachusetts Attention: Library	,
Texas Instruments, Inc. Semiconductor Components Division	1
Post Office Box 5012 Dallas 22, Texas Attention: Semiconductor Library	1
Transitron Electronic Corporation 168-182 Albion Street	
Wakefield, Massachusetts Attention: Dr. D. Bakalar	1
Westinghouse Electric Corporation Youngwood, Pennsylvania	1
Clevite-Transistor Corp. 200 Smith Street Waltham 54, Massachusetts	,
Fairchild Semiconductor Corp.	1
545 Whisman Road Mountain View, California Attention: Mr. Ralph Lee	1
Delco Radio Division Kokomo, Indiana Attention: Dr. F.E. Jaumot, Jr.	1
Bendix Corporation Semiconductor Division	1
Holmdel, New Jersey Attention: Dr. Robert Meijer	1
Western Electric Company Marion and Vine Streets Laureldale, Pennsylvania	
Attention: Mr. Robert Moore	2
Sprague Electric Company 87 Marshall Street North Adams, Massachusetts	
Attention: Mr. W. Bell	1

National Semiconductor Corp. Danbury, Connecticut Attention: Dr. B. Rothlein]
P.R. Mallory and Company, Inc. Indianapolis 6, Indiana Attention: Mr. A.S. Doty	1
Crystallonics, Inc.	
147 Sherman Street	
Cambridge 40, Massachusetts	,
Attention: Mr. B. Frusztajer	1
General Instrument Semiconductor	
65 Gouverneur Street	
Newark 4, New Jersey	1
Kearfott Semiconductor Corporation	
437 Cherry Street	
West Newton Massachusetts	,
Attention: Mr. Stephen Cudlitz	1
Minneapolis Honeywell Regulator Co.	
Semiconductor Products	
2747 Fourth Avenue South	
Minneapolis 8, Minnesota	
Attention: Mr. Dale Palmer	ı
10001101011 12 1 DQLC 1 GLHC1	-
Secoa Electronics Corp.	
85 Sylvester Street	
Westbury, L.I., New York	
Attention: Mr. S. Feng	1
Semicon, Inc.	
Sweetwater Avenue	•
Bedford, Massachusetts	•
Attention: Dr. R. Seed	1
Silicon Transistor Corp.	
150 Glen Cove Road	
Carle Place, L.I. New York	
Attention: Mr. R. Ashley	1
•	_
Solid State Products Inc.	
One Pingree Street	
Salem, Massachusetts	
Attention: Mr. J. Hangstefer	1
No. Tarmanas Stainhaudt	
Mr. Lawrence Steinhardt	
Office of Reliability and Flight Safety NASA - Manned Space Craft Center	
Houston 1, Texas	1
MONDACH T' TAYOR	

Rome Air Development Center ATIN: Mr. L. Gubbins, RASGR Griffiss, AFB, New York	1
Kulicke and Soffa Mgf. Company 135 Commerce Drive Industrial Park Fort Washington, Pennsylvania Attention: Mr. D.L. Ring	1
Autonetics 9150 E. Imperial Hwy. Downey, California Attention: Mr. W.L. Morris	1
U.S. Army Electronics Material Agency ATTN: SELMA-R2c 225 South Eighteenth Street Philadelphia 3, Pennsylvania	lo (Balance of Copies)

TABLE OF CONTENTS

				Page
I.	PUR:	POSE		. 1
II.	DEL	IVERY	OF ENGINEERING SAMPLES	. 2
III.	STE	M DEV	ELOPMENT	. 5
	Α.	Cer	amic Stem	• 5
	в.	Gla	ss to Metal Stem	• 5
IV.	DEV	ICE P	ROCESSING	. 6
	Α.	Int	roduction	. 6
	в.	Cry	stal Substrate Growth	. 6
	c.	Epi	taxial Layer Preparation	• 9
	D.	Oxio	de Growth and Surface Passivation	.10
		1.	Growth rate of SiO on Si as a function of temperature, time and ambient .2	. 10
		2.	Oxide masking against phosphorus diffusion	. 13
	E.	Phot	to-Resist and Etching Technique	.13
	F.	Surf	Pace Preparation and Cleaning	.16
		1.	Introduction	16
		2.	Mounting of Semiconductor Wafers	16
		3.	Substrate Etching and Rinsing Treatments	17
		4.	Container Purity	18
	G.	Diff	usion Processing	.20
		1.	Source depletion	20
		2.	Source temperature	20
		3.	Carrier gas	.21
		4.	Carrier gas flow rate	.21
	H.	Cont	act Preparation	21
	ı.	Moun	ting of Pellet to Stem	.2 2

TABLE OF CONTENTS (Cont.)

			Page
		1.	Metal evaporation on back of pellet
		2.	K and S Mounter
		3.	Continuous Furnace Mounting
	J.	Wire	Bonding
		1.	Thermal compression bonding-wires of various metal compositions
			a. Aluminum wire
			b. Gold alloy wire
		2.	Ultrasonic Bonding
	к.	Seali	ing
	L.	Autom	natic Test Equipment
٧.	TEST	PROGR	NAM
	A.	Step-	Stress Tests
		1.	Step-Stress Test-Power
		2.	Step-Stress Test_Temperature
		3.	Conclusion
	в.	Matri	x Test
	c.	Life	and Mechanical and Environmental Tests
VI.	CONCL	USION	s
VII.	PROGR	AM FO	R NEXT INTERVAL
VIII.	PERSO	NNEL A	AND MAN-HOURS

LIST OF FIGURES

Figure Numb	er Title	Page
1.	Flow Chart Reliability Improvement Program TA2100A Wafer Processing	7
2.	Flow Chart Reliability Improvement Program TA2100A Assembly Testing	. 8
3.	Growth Rate Using Steam	.11
4.	Growth Rate Using Dry Oxygen	12
5.	Mask Failure Time Versus Oxide Thickness	14
6.	Description of Gold Layers from Silicon Surfaces	.19
7•	First Matrix Test	·32
8.	Pilot Line-2N1708 Reliability Improvement Program Sample Shelf and Operating Life Tests	35
9.	Pilot Line-2N1708 Reliability Improvement Program Sample Mechanical and Environmental Test	36
10.	2N1708 Reliability Improvement Project Organization Chart	41
	LIST OF TABLES	
Table Number	TitlePa	age
1	RCA 2N1708 State of the Art Samples	3
II	2N1708 Electrical Specifications	4
III	Step-Stress Test-Temperature	27
IV	Step-Stress Test Power	8 <u>9</u>
V	Manhours for the Second Quarter	FC

ABSTRACT

Engineering Samples and Reliability Tests

The second group of twelve engineering samples was shipped to the Signal Corps on August 15, 1962. Step-stress tests were performed on a corresponding lot of 24 units. The majority of failures were not attributable to failure mechanisms which occur at any of the reliability test or operating conditions.

A matrix test was performed on factory units, each cell representing various combinations of power and ambient temperature. Units in each cell were tested for 1,000 hours. Known device failures occurred in those cells representing the maximum stress conditions. The acceleration factors as indicated by the test were within the control limits.

One thousand hour life and mechanical and environmental tests are being run weekly. On the basis of limited results, no failures have occurred except among those units subjected to 300 mw. Steps are being taken to eliminate these failures.

Stem Development

Stem development is proceeding in two directions. Considerable engineering effort is being devoted to solving production problems which have arisen in the manufacture of the ceramic stem. In addition, a TO-46 stem of the stamped design with a Kovar to glass seal has been established which will meet reliability requirements.

Device Processing

Further modifications and improvements have been made in the pilot line which has been established to manufacture high reliability units. Effort is continuing in the preparation of revised standards.

Striations believed due to micro impurity segregations have been observed in the surface of substrate wafers. These striations result in an undesirable surface after the epitaxial deposition process. Tests are being performed to improve the surface of substrate wafers.

Process improvements have been introduced into the epitaxial deposition operation. Improved methods of process control have been established.

Studies have been made of oxide growth as a function of temperature, time and atmosphere. Studies have also been made of the oxide thickness necessary to prevent phosphorus diffusing into the silicon under various conditions.

An evaluation of methods of removing photo-resist after the photo-resist operation has been undertaken. Studies of the purity of liquid material used in photo resist have indicated the benefits of filteration.

Methods of reducing surface contamination during wafer processing have been studied. It has been found that certain high molecular weight alkyl-or aryl-substituted polymeric ethylene glycol derivatives may be substituted for waxes used in lapping, polishing, and scribing wafers. In addition, an acidic hydrogen peroxide solution is being used in cleaning substrates. This has demonstrated more complete removal of metallic trace impurities. Further, container purity has to be studied and those with less impurities have been designated for particular uses, as appropriate.

A detailed study was made of one aspect of the phosphorus diffusion process, i.e., the P_2O_5 carrier gas system. The effect of source depletion, source temperature, carrier gas and carrier gas flow rate was determined. It has been established in the laboratory that a fresh P_2O_5 source should

be used for each run and the optimum source temperature is 220°C ± 5°C. The present nitrogen carrier gas system and flow rates are satisfactory.

The formation of contacts by the evaporation of gold and gold alloy has been evaluated to eliminate the formation of "purple plague". Initial samples are encouraging and further testing will be performed.

An improvement in the mounting technique has been achieved by evaporation of gold on the back of the pellet to improve wetting. Studies are being made of temperature profiles on the K and S Mounter. Studies are also being made of continuous furnace mounting.

Tests are being run on bonding wires of various compositions other than the present gold to inhibit formation of "purple plague". None of these wires have been successfully bonded using present processing techniques.

Gold plated Kovar shells have been found to produce the most consistent seal; and welding conditions have been found less critical when this material is used. The shells will be marked with an indelible individual code to assure identification through all processing and testing subsequent to sealing.

I. PURPOSE

The objective of this contract is to improve the reliability of the RCA 2N1708 epitaxial, planar, silicon switching transistor. The failure rate goal, at a 90 percent confidence level, is 0.0011 percent per thousand hours at a junction temperature of 50°C.

To attain this objective, design and process improvements will be evaluated and put into effect. A system of process controls will be established.

Various reliability tests will be performed. These will include step stress tests, matrix tests, temperature and or power aging tests, and life and mechanical and environmental tests.

A 9 to 12 month development period followed by a 6-month production phase will be undertaken. During this latter period, life testing will be employed to establish the actual failure rate of the improved 2N1708.

II. DELIVERY OF ENGINEERING SAMPLES

State-of-the-art samples were shipped to the U.S. Army Supply Agency as shown below:

Number	Date of Shipment
12	1 June 1962
12	15 August 1962

The electrical characteristics of the 12 samples shipped 15 August 1962 are shown in Table I. The electrical characteristics of the 12 samples shipped 1 June 1962 were provided in Quarterly Report No. 1. The 2N1708 Electrical Specifications are shown in Table II.

TABLE I

RCA 2N1708 STATE OF THE ART SAMPLES, AUGUST 15, 1962

													11	1	ŀ
	H	LcBo	Intro	BV	BVERG	V	N EE	>°	VCE	တိ	H. P. B.	h	T.	Tow	1. 1.01.
	25°C ມ ⁸	150°C	en Bu	A) 	> CENT	10ma ,	10ma v	50ma v	pf	10ma	()	nsec	nsec	nsec
1.	.003	5.80	4.50	68.0	9.60	20.5	.803	.186	.330	4.10	36.0	3.20	10.0	18.0	28.0
5	885	7.60	11.8	73.0	8.00	20.5	.819	.172	.332	3.25	100.	3.60	10.0	15.0	29.0
6.	.003	3.70	9*90	0.47	7.50	20.5	.760	.169	.295	3.60	53.3	3.10	13.0	16.0	34.0
80	.003	4.10	8.8	68.0	7.20	20.5	.790	.172	.310	4.00	53.3	3.60	12.0	17.0	31.0
8	₹	5.80	08.1	58.0	8.00	20.5	- 782	-162	.262	4.50	61.0	3.60	0.60	18.0	28.0
30.	†00•	4.80	09.2	62.0	8.20	20.5	.790	.163	-272	4.10	74.5	3.60	10.0	17.0	30.0
13.	†; 1;00•	5.60	05.0	55.0	7.00	20.5	.777	.188	.325	3.75	41.0	2,40	11.0	17.0	30.0
15.	\$	5.20	2.30	56.0	6.50	20.5	.810	.165	.310	02.4	ħ • 9ħ	4.10	0.60	19.0	29.0
17.	₹00.	5.90	9•90	61.0	7.80	20.5	-802	.175	-302	4.50	字.3	3.60	08.0	18.0	28.0
18.	1 00°	4.70	2.90	26.0	7.00	20.5	.808	.169	.296	4.80	57.5	3.70	0.60	19.0	29.0
19.	.803	00°†	07.5	75.0	7.00	20.5	.759	.166	.277	3.70	61.4	3.80	13.0	16.0	33.0
20.	.00¢	5.50	ერ.5	55.0	<u>09•1</u>	20.5	.818	.181	.331	4.90	36.5	3.60	03.0	20.3	22.0
					1										

3

TABLE II
2N1708 ELECTRICAL SPECIFICATIONS

$_{\mathtt{T}_{\mathtt{J}}}$	v _{сво}	V _{CEO}	v_{EBO}	IC	P _d (T _A =25°C)
-65°C to 175°C	25v (max)		3v (max.)	200ma (m	ax.) 3 wa	tts (max.)
Characteristics			**************************************	L	lmits	
T _{A'} = 25°C +		Conditions	S	Min.	Max.	Units
ICBO	V _{CB} =15v,	, I _E = 0			0.025	μа
ICBO	V _{CB} =15v,	$I_E = 0, T_A$	= 150°C		15.0	μа
ICEX	V _{CE} =10v,	V _{BE} = .025v	$T_A = 100^{\circ}C$		15.0	μа
BV _{CBO}	I _C = 100)µа		25.0		v
BVEBO	I _E = 100	μa		3.0		v
BV _{CEO}	I _C = 10m	а.		12.0		v
V _{BE} (Sat.)	I _C = 10m	a, I _B = lma		0.7	0.9	v
V _{CE} (Sat.)	I _C = 10m	a, I _B = lma			0.22	v
V _{CE} (Sat.)	I _C = 50m	a, I _B = 5ma			0.35	v
C _{ob}	V _{CB} = 100	, I _B = 0, f	= 140kc		6.0	pf
h _{FE}	I _C = 10ms	a, V _{CE} = lv		20.0		
^h fe	I _C = 10me	a, V _{CE} = 10v	, f = 100me	2.0		
ts		= I _{B2} = 10ma M, V _{CE} = 10v			25.0	n sec.
t on		$R_{\rm C} = 2700$		40.0	n sec.	
^t off		, I _{B1} = 3ma, R _C = 2700	I _{B2} = 1ma		75.0	n sec.

⁺Unless otherwise specified

III. STEM DEVELOPMENT (G. Granger)

A. Ceramic Stem

As stated in the First Quarterly Report, an order was placed for 5,000 ceramic stems. When the supplier increased production to satisfy the requirements of this order, production problems developed. Considerable engineering effort is being devoted to solving these problems because of the many advantages of a stem of this design as discussed in the previous report.

B. Glass to Metal Stem

Because of the production problems associated with the ceramic stem immediate steps were taken to establish a specification for a suitable glass to metal stem which will meet the reliability requirements of the contract. The stem which has been ordered for this program is a TO-46 stem of the stamped design with a Kovar to glass seal. The specification includes the use of clear glass and a bubble criteria to eliminate any inherent weakness in the seal.

IV. DEVICE PROCESSING

A. Introduction (P. Grenier)

The pilot line has been changed from that previously reported, as shown in Figures (1) and (2). The following is a summary of these changes.

- 1) The crystal growing and substrate preparation sections have been omitted. The important technical requirements for these sections have been included in the parts standard for Polished Substrates (1).
- 2) Many process control and quality audit steps have been added.
- 3) The assembly and testing sections, beginning with Mounting (58) have been expanded.

A major effort is in progress to prepare standards for each step shown on the flow chart. The present standards are being reviewed, expanded and improved commensurate with high reliability. Particular effort is being expended as follows:

- 1) Materials standards for all chemicals, gases, etc. consumed in the manufacture of the transistor.
- 2) Inspection criteria for wafers-both visual and electrical

B. Crystal Substrate Growth (R. Czorny, P. Grenier)

The techniques for growing silicon crystal and preparing substrates for silicon planar epitaxial transistors are considered satisfactory for production of a high reliability 2N1708. The specifications for procurement have been expanded and improved and visual limit samples for substrates established.

One difficulty that has been investigated is the appearance of striations on the surface of substrates. These striations are believed to be due to micro impurity segregations (1). This is objectionable because it affects pattern definition in the photo resist process.

The crystal is grown by the vertical Czachrolski method. Changes in

⁽¹⁾ Meltzer G "Minute Resistivity Variations in Germanium Crystals and Their Effect on Device", J. Elec. Chem. Soc. 109 No. 10 - Oct. 1962, Pg.47.






FIGURE 1 - FLOW CHART RELIABILITY IMPROVEMENT PROGRAM TA2100A - WAFER PROCESSING




FIGURE 2 - FLOW CHART RELIABILITY IMPROVEMENT PROGRAM TAZIODA-ASSEMBLY AND TESTING

crystal growth conditions, particularly in reducing cup and seed rotation rates, have improved this condition.

An alternate approach being investigated is the use of mechanically polished wafers followed by a light etch to remove the work damaged surface. Preliminary results indicate excellent surfaces.

C. Epitaxial Layer Preparation (U. Roundtree, P. Grenier)

Various processing improvements have been introduced to improve reliability of the device as described below. The revised standard for the process is being prepared together with procedures for process control.

Epitaxial layers with controlled thickness and resistivity have been grown using the hydrogen reduction of silicon tetrachloride doped to the required level with phosphorus pentachloride. To achieve the best possible control, it was necessary to hold constant several of the critical variables: deposition temperatures, growth rate, and hydrogen flow rates. For the ranges of interest, i.e., layer thickness of 0.4 - 0.55 mil and layer resistivity of 0.4 - 0.7 Ω -cm, these variables were optimized. For this relatively wide resistivity range, it was felt that solution doping (PCl₅ in SiCl₄) would be adequate.

The resistivity of the epitaxial layers was determined from a four point sheet resistance measurement times layer thickness on opposite conductivity control samples (P-type). This method of determining resistivity is in agreement with capacitance voltage measurements made on N on N⁺ wafers.

The thickness of the epitaxial layer is measured on N^{\dagger} control samples by an infrared spectro photometer. This method is a non-destructive test and is made on a sample rather than on the wafer itself to reduce the possibility of contamination of the wafer surface through handling.

D. Oxide Growth and Surface Passivation (W. Greig, L. Pomante, A. Miller)
Standards for the oxidation operation are being revised, as necessary,

described below:

1. Growth rate of SiO₂ on Si as a function of temperature, time and ambient.

Growth rates have been determined for a temperature range of 900°C - 1300°C oxidation times have been varied from 15 minutes to 16 hours. Oxidizing ambients investigated were dry oxygen and steam. For the case of steam oxidations a carrier gas was used which passed through the steam generator. The results obtained are shown in Figure (3) and Figure (4).

It can be seen from comparison of the figures that the rate of oxide growth is more dependent on atmosphere than on temperature. Steam oxidation is employed on the 2N1708 because of the higher growth rate. Further growth rate as a function of the oxidation time follows a parabolic law.

To obtain oxide thickness under the various conditions, the following procedure is used: A portion of the oxidized wafer is masked by coating it with apiezon wax. The partially masked wafer is then etched in a dilute solution of HF to remove the Sio₂ from the unmasked areas. Upon removal of the wax, a well defined "step" is evident between the oxide and the bare silicon surface.

Measurements of the height of the "step", which represents the thickness of the oxide, are made using an interference microscope. For accuracy of this measurement it is necessary to have an opaque surface. This is accomplished by evaporating a uniform layer of Au (or Al) over the whole wafer.




FIGURE 3 GROWTH RATE USING STEAM




FIGURE 4 GROWTH RATE USING DEW CXYCEN

2. Oxide masking against phosphorus diffusion


The masking capabilities of SiO₂ during phosphorus diffusion were studied. The results are shown in Figure (5) were mask failure time is plotted versus oxide thickness.

From these data the oxide thickness can be optimized according to the time of phosphorus diffusion under the conditions employed for the 2N1708. For example, with the present base oxide thickness of 8,000 Å, it can be seen that oxide mask failure will occur after 33 minutes of phosphorus diffusion time. This is considerably in excess of the present times utilized for emitter diffusion.

Using a P₂0₅ open tube carrier gas system under conditions simulating those of the phosphorus emitter diffusion, wafers having oxides of various thicknesses were subjected to the P₂0₅ vapors at a temperature of 1100°C. Penetration of the phosphorus diffusion through the Si0₂ was determined by removing the oxide and thermal probing the surface to determine conductivity type. Since the wafers were p-type conductivity, presence of an n-type layer on the surface following diffusion was indicative of Si0₂ mask failure. This procedure was repeated in order to obtain a relationship between the oxide thickness and mask failure time, i.e., the time of which phosphorus will have diffused through a given oxide thickness.

E. Photo-Resist and Etching Technique (J. Emanuel, W. Kern)

Detailed standards have been prepared for the photo-resist and etching techniques. The present process is satisfactory for production of high reliability transistors. However, work is proceeding in two major areas to further insure reliability. These are: improved method of removing



Silicon Temperature - 1100°C P₂0₅ Open Tube FIGURE 5 MASK FAILURE TIME VERSUS OXIDE THICKNESS

photo-resist; improved process controls and inspection criteria.

The present methods of removing polymerized photo-resist films include spray-cleaning with methylene chloride and combustion. These techniques may have certain detrimental effects. Because of the pressures required, spray-cleaning may cause the SiO₂ surface to be torn and pitted. Also, combustion removes the bulk of the organic material but leaves an ash which contains metallic impurities which are fairly certain to contribute to electrical degradation.

Many organic chemicals have been tested as removal agents for photoresist films. A group of organic nitrogen compounds show the strongest
attack. Listed in order of their effectiveness they are hexahydropyridine,
phenylhydrazine, aminobenzene and n-methylacetamide. Tests are being run
in order to determine the effect, if any, these compounds have on the electrical
characteristics of the device.

Photo-resist can be completely removed by immersion in a sulfuric acid-hydrogen peroxide solution or in a sulphuric acid-potassium bi-chromate solution. Both of these solutions result in quick and certain removal.

Tests are now in progress to determine their effects, if any, on the electrical characteristics of the device.

The liquid materials used in the photo-resist process are being studied. Filtration has disclosed the presence of considerable foreign matter. The solvents have been filtered through a 1.5 μ filter. The photo-resists have been filtered through 10 μ filters. Residue-after-evaporation tests run on both filtered and non-filtered material show that filtration removes between 50 and 90% of the foreign matter. Controlled tests are in progress to determine the effect of these filtered reagents on the electrical μ and μ of the 2N1708.

F. Surface Preparation and Cleaning (W. Kern)

1. <u>Introduction</u>

The extreme importance of the semiconductor surface of a solid state device with respect to its performance and reliability is well recognized, but not generally given the degree of attention it deserves in device technology. Nearly every one of the numerous processing steps that are required in manufacturing a device affects the semiconductor surface intentionally or inadvertently to some degree by physical or chemical actions and must therefore be strictly controlled. Surface contamination plays an important part in considerations of this nature and requires not only advanced analytical and technological methods, which are being developed and applied in the course of this project, but also requires a critical attitude and work philosophy of its own.

Investigations carried out during this reporting period have been primarily directed towards the early stages of device processing and the following is a summary to date of these investigations.

2. Mounting of Semiconductor Wafers

A variety of natural and synthetic waxes are conventionally being used for mounting semiconductor wafers in lapping, polishing, scribing, and etching operations. The bulk of the wax is later removed by rinsing with organic solvents. However, it was found that monomolecular layers of residues always remain on the semiconductor surfaces, even after extensive solvent extraction treatments. These residues constitute one of the serious sources of contamination which may lead to adverse device effects. A substitute was therefore sought that has none of the undesirable properties of waxes while retaining some of their adhesive characteristics. Preferably, the substitute should be water soluble,

have a non-ionic molecular structure that has no adsorption affinity to semiconductor surfaces, should be sufficiently resistant against the usual chemical etching solutions, and have convenient melting properties. An extensive search showed that certain high-molecular weight alkyl-or- aryl-substituted polymeric ethyleneglycol derivatives are excellently suited for this purpose. Some of these non-ionic compounds show also outstanding detergent activity so that they have a double effect as adhesive and surface cleaning agent. The method has been applied in the present reliability improvement program for mounting silicon wafers for etching, with excellent results.

3. Substrate Etching and Rinsing Treatments

The silicon wafers used in this project as substrate material are mounted on Teflon blocks by the above method and treated with a CP4-type etch in a rotary system. After the work damaged surface layers are removed the wafer surface has a mirror finish. The etchant is diluted rapidly with deionized water, and the wafers are thoroughly rinsed in cold and hot deionized and distilled water. They are visually clean at this stage. However, radio chemical studies recently conducted at RCA have demonstrated that metallic trace impurities contained in the original electronic grade etch reagents at parts-per-billion concentration levels deposits on semiconductor surface during etching. The significant observation is the fact that impurities usually become concentrated on the sample surfaces to an extent that will deleteriously affect device characteristics on subsequent processing.

For example, silicon wafers etched for 60 seconds in an iodine-containing CP4 type etch to which 5 ppm of gold-198 had been added showed surface concentrations in the range 10¹³ to 10¹⁴ atoms per cm², or about one tenth of one monatomic layer. Similar results were obtained

with other metals and etchants. The decontaminating effects of various chelating and complexing agents in treating such wafers were examined in a quantitative study. One of the best systems found is hydrogen peroxide containing a small amount of distilled hydrochloric acid. Three typical desorption curves for this system are presented in Figure (6); these were obtained with wafers that had been etched in reagents labelled with radioactive gold (10 to 30 ppm). In addition, trace analysis of spent desorption solutions have shown significant concentrations of copper, chromium and iron.

This purification treatment, followed up with hot rinses of deionized and doubly quartz distilled water, has been incorporated in the substrate preparation schedule of the present project and is considered an important improvement.

4. Container Purity

The nature and purity of the container material used in processes where trace impurities are of concern must be compatible with the purity objectives. Radiochemical analyses and solubility calculations have shown that sufficient amounts of impurities can be leached out of Pyrex glass even with water, contaminating semiconductor surfaces to a serious extent.

Generally, in the reliability program, the liquid-storage containers are made of polyethylene and the high temperature containers of natural fused silica. However, for certain purposes synthetic fused silica is used which has orders of magnitude lower impurity concentrations than the ordinary silica as stated in a recent RCA publication (W. Kern, Neutron Activation Study of Gallium Arsenide Contamination by Quartz, J. Electrochem. Soc. 109, 700 (1962). The normal processing vessels




FIGURE 6 DESORPTION OF GOLD LAYERS FROM SILICON SURFACES

are made from either natural fused silica or polyethylene.

G. Diffusion Processing (W. Greig, S. Policastro)

Revised standards, which are more specific and detailed, are essentially completed for the diffusion processing operation.

One of the important engineering efforts in this area has been a detailed study of the P_2O_5 carrier gas system. This study was concerned with determining the variables inherent in the system, particularly with respect to 2N1708 process requirements.

The following system variables were found to effect the reproducibility and controllability of the resulting diffusion parameters:

- (1) Source depletion
- (2) Source temperature
- (3) Carrier gas
- (4) Carrier gas flow rate

The effects of each of these variables are discussed briefly below:

(1) Source depletion

It has been determined that an apparent depletion of the P_2O_5 source takes place the longer it remains in the furnace. This is demonstrated by a significant increase in sheet resistance (decrease in surface concentration) on test wafers diffused successively using the same source. This difficulty can be avoided by using a fresh source for each phosphorus diffusion.

(2) Source temperature

The source temperature controls the vapor pressure of the P_2O_5 which in turn affects the surface concentration of the phosphorus in the silicon. Experiments have shown that control of the source temperature is essential for reproducibility of the diffusion parameters.

It was also found that the source depletion problem was dependent upon the source temperature with depletion being more rapid at higher temperatures.

An optimum source temperature of 220°C ± 5°C was established which minimized the stability problems yet provided surface concentration sufficiently high to meet device requirements. Several wafers have been processed under these conditions in the laboratory.

(3) Carrier gas

Both N_2 and O_2 have been used as the carrier gas. Above a source temperature of 250°C no difference was noted between the two gases. At lower temperatures, however, e.g. 220°C, higher sheet resistance is obtained with O_2 than N_2 .

(4) Carrier gas flow rate

Using quartz tubes of approximately 1 1/2" diameter, flow rates of 2, 4, and 8 cfh were investigated. Little or no effect was noted of 2 and 4 cfh; at 8 cfh an increase in sheet resistance was obtained.

H. Contact Preparation (G. Granger, W. Triggs)

The primary objective in the study of contact preparation and bonding (See Section IV-J) is the elimination of a condition known as "purple plague". This term aptly describes the condition and, therefore, it has become common terminology in the industry.

The "purple plague" is an intermetallic compound of aluminum and gold which forms when the finished device is subjected to temperature above 200°C. The formation of this compound has two effects on device performance:

- It degrades the electrical characteristics, particularly saturation voltage, because of the high series resistance caused by the formation of this compound.
- 2. It reduces the mechanical strength of the contact due to the reduction

of wire size resulting from the diffusion of gold into the aluminum contact.

To inhibit the formation of this compound, the amount of aluminum used in making the contacts is kept to a minimum and an encapsulant is required to reinforce the aluminum to gold contacts.

Further improvement is needed to meet the high reliability goals of this contract. To accomplish this end, gold and other contact materials are being investigates.

Initial samples were fabricated with gold contacts to determine the processing problems encountered with gold. The results obtained on this test were encouraging. An improvement in bond strength was made with no initial degradation of electrical characteristics due to processing. A designed experiment has been planned to procure a more comprehensive statistical evaluation of gold contacts.

I. Mounting of Pellet to Stem (W. Preston, G. Granger)

(1) Metal evaporation on back of pellet

An evaluation of metal evaporation on the back of the silicon pellet has been completed. Because of the reduction in oxide thickness on the back of the pellet, a significant improvement in the wetting of the pellet to the stem was achieved. This process has now been adopted as a standard procedure for all pellets processed through the reliability line.

(2) K and S Mounter

A study of the temperature profile during mounting is being conducted.

(3) Continuous Furnace Mounting

An initial evaluation of furnace mounting was made. The advantages derived from the use of this process are improved

atmosphere and temperature control, reduced thermal stress on the device and the stem, and a reduction of handling of the pellet during mounting. Special preforms and stems are required for further evaluation and these have been ordered.

J. Wire Bonding (G. Granger)

(1) Thermal compression bonding-wires of various metal compositions

In order to eliminate or inhibit the growth of the "purple plague", engineering tests have been run on the use of aluminum and gold alloy wire for making the thermal compression bond to the aluminum metallized contact area.

The tests were made to evaluate the visual effect of high temperature storage on the bonds. Small quantities of devices were bonded using various bonding forces. The bonds were examined visually and with a pull test. The optimum bonding conditions were selected which produced the combination of best visual bond and maximum pull strength. Ten units were bonded under the conditions outlined for evaluation of high temperature storage. These units were not sealed.

(a) Aluminum wire

It is impossible to break through the oxide layer and obtain satisfactory bonds using conventional bonding techniques. Most of the wires lifted off without disturbing the aluminum contact.

Visual examination of the mechanical samples subjected to high temperature storage showed no evidence of "purple plague" on the stem-wire bond after 1100 hours.

(b) Gold alloy wire

The bond atrength with gold alloy wire was extremely

variable with aluminum contact thickness in the range of 1000 Å. The force required to obtain a satisfactory bond was large enough to chip the silicon beneath the aluminum contact in this thickness range. When the aluminum thickness was increased to 50,000 Å, satisfactory bonds were obtained which are comparable to bonds with pure gold wire.

The results of high temperature storage on the bonds made with gold alloy wire showed no significant formation of "purple plague" after 1100 hours.

(2) <u>Ultrasonic Bonding</u>

A vendor of ultrasonic bonding equipment has been consulted on the problem of bonding small diameter wires to the contacts.

A sample of units was provided for a study of the feasibility of making the bond with ultrasonic equipment.

K. Sealing (G. Granger)

An evaluation of shell material was made to determine the optimum material for a reliable resistance weld. It was found that gold plated Kovar produced the most consistent seal and the welding conditions were less critical when this material is used. Gold plated Kovar shells have now been adopted as standard for this program.

A coding standard has also been incorporated. All units are now marked with an indelible individual code so that identification is assured through all processing and testing subsequent to sealing.

L. Automatic Test Equipment

An automatic test set has been modified to test for I_c , V_{CBO} , and V_{EBO} . Tests for I_{CBO} will be made individually using a micro-micro ommeter. Such tests will be made prior, during and after aging and also

of the various down periods during life testing.

The units for power tests are being soldered into printed circuit boards. The units for high-temperature tests are being inserted in recepticles soldered into printed circuit boards.

All tests are being performed on these boards thus reducing the possibility of damage due to handling and the possibility of mixing units.

The data for each transistor is being punched on its own individual data card. The cards may be used for obtaining a "runoff" of data for each transistor, a failure search and a statistical
analysis using a program plan for the RCA 301 computer.

V. TEST PROGRAM

A. Step-Stress Tests (A.A. Dunham, G. Granger)

The first step stress tests were performed on 24 units as reported in Quarterly Report No. 1 (See Table III and Table IV). These units correspond to the 12 state-of-the-art samples submitted to the U.S. Army Signal Supply Agency on June 1, 1962. Temperature was employed as the sole stress on 12 of the units, while power was the stress employed on the remaining 12 units.

The second step stress tests were performed on 24 units corresponding to the 12 state-of-the-art samples submitted on August 15, 1962. (See Section II). The procedure and results obtained and a comparison with the first step stress test are discussed below.

1. Step-Stress Test-Temperature (See Table III)

Twelve units were stored for 20 hour periods instead of 3 hours as in the first test at each of the temperature steps.

Also, since the gold-silicon eutectic is 372°C additional steps were added of 350°C and 370°C.

Two units survived the first 370°C period. These were then returned to the oven for an additional 20 hours after which they also failed.

The cause of failure was the same as in the first step-stress test, namely, alloying of the gold from the connector wires over the surface of the pellet.

2. Step-Stress Test-Power (See Table IV)

Twelve units were operated at room temperature for two hours at each of the power steps. A $V_{\rm CB}$ = 10 volts instead of $V_{\rm CB}$ = 20 volts, as in the first test, was applied.

TABLE III
Step-Stress Test-Temperature

Step Temperature	°C Hours at Temperature	Cumulative * % Failures	Manifestations
	First Test (See Quarterly Report	No. 1)	
250	3	0	-
300	3	0	-
320	3	0	-
340	3	0	<u>.</u>
360	3	17%	l short l high I _{CBO}
380	3	100%	<pre>7 open base collector to emitter short 3 shorts</pre>
	Second Test		
250	20	0	-
300	20	0	-
320	20 .	0	-
340	20	0	-
350	20	0	-
360	20	0	-
370 (1st.)	20	83%	2 collector to base shorts 8 complete shorts
370 (2nd.)	20	100%	2 complete shorts

Failure I_{CBO} $(V_{CBO} \ge 15 \text{ v}) \ge 0.5 \mu a$ or h_{fe} $(I_{c} \ge -10 \text{ma}, V_{CE} \ge 1 \text{v}) \ge 15$

TABLE IV

2 collector-emitter shorts 8 collector-emitter shorts Manifestations* l h_{fc} failure (See Quarterly Report No. 1) Cumulative % Failures ઇ 001 Rc (ohms) Step-Stress Test Power First Test RE (ohms) Avg. Actual Power (mw) Nominal Power (H) VEE"

* Failures: - I_{CBO} (V_{CBO} @15v) \leq 0.5 μa or h_{fe} (I_{C} @ - 10ma, V_{CE} @1v) 15

1 collector-emitter shorts

TABLE IV (Cont.)

			ror		е*		@ © @ ©	9 0	0
	Manifestations		2 lost-testing error		1 high I	3	$\left.\begin{array}{c} 1 \text{ high } \Gamma_{\text{CBO}} \\ 1 \text{ open} \\ 1 \text{ coll to em short} \\ 1 \text{ high } \Gamma_{\text{CBO}} \\ 2 \text{ high } \Gamma_{\text{CBO}} \end{array}\right\}$	CBO 1 low β	2 high I _{CBO}
	Cumulative % Failures	ید	0	0	ĵŷ	10	70	80	100
: Power	R C	Second Test	200	250	167	143	125	111	100
Step-Stress Test Power	v _{EE} (v)		2.6	4.6	6.5	7.3	8 .	0.6	10.0
Ste	Avg. Actual Power (mw)	**************************************	508	418	585	409	862	526	1409
	Nominal Power (mw)	VER PE-1000	200	001	009	700	800	006	1000

* Failures: - I_{CBO} (V_{CBO} @ 15v) \leq 0.5 $_{\mu a}$ or $_{fe}$ (I_{C} @ - 10ma, V_{CE} @ 1v) \geq 15

**See Text

The cause of failures are noted as follows.

Nominal Power	Note (See Table IV)	No. Units	Failure Mechanism
600 mw	①	1	unknown
800 mw	2	2	connector wire burnt, excessive base current
800 mw	3	1	"purple plague"
800 mw	Φ	1	gold from collector wire alloyed with silicon
800 mw	5	2	unknown
900 mw	6	1	gold from collector wire alloyed with silicon
1000 mw	\mathcal{O}	ı	gold from collector wire alloyed with silicon
1000 mw	⑦	1	thin aluminum contact

The failure mechanism of "gold from collector wire alloyed with silicon" was the same as those observed in the step-stress test-temperature. This would be expected since 800 mw corresponds to a junction temperature of 360-380°C at the thermal dissipation of the units. Unit variation results in some units surviving at higher dissipation.

3. Conclusion

The step stress tests performed above have not resulted in an acceleration of the normal failure mechanisms which occur at any of the reliability test or operating conditions with the exception of the one unit failing for "purple plague" in the power test. Recommendations have been made and accepted by the Signal Corps to discontinue tests of this form. Emphasis will be placed on various temperature and/or power aging tests which

is believed will be more rewarding in accelerating meaningful failure mechanisms.

B. Matrix Test

A matrix test was performed on 2N1708 units produced by the factory process. These units were not from the reliability pilot line (See Section IV-A). A second matrix test will be performed when significant process improvements have been completed and put into effect in the pilot line. It is considered advisable to delay this test somewhat beyond the data originally stated.

The matrix test and the known device failure in each cell are shown in Figure (7). Other failures were generated in each cell, however, careful failure analysis has indicated that these were probably testing errors and therefore they are not shown. Immediate action has been taken to insure that all testing errors will be eliminated on all future tests. The known device failures have fallen into a basic pattern and steps are being taken to improve this condition.

By reference to Figure (7), it may be seen that all device failures occurred in Cells 9, 6, 2 and 4. These are the cells with the highest junction temperatures considering the combined effects of power and ambient temperature. Among these cells they may be listed in decreasing order of severity as follows: 9, 6, 2, 4 and with cell No. 9, the 300° Shelf Life Test, representing the most severe test.

Cell No. 6 had the most failures. The analysis of these failures showed that three were due to foreign matter in or under the encapsulant.

If these failures are eliminated there is no significant difference between failures in Cells 9, 6, 2 and 4 at the 95 percent confidence

level. In addition the results are not inconsistent with past factory life test history .

The acceleration factors as indicated by the matrix test are within the control limits. It is apparent, however, that the cell size is too small to provide much information on acelleration factors. Additional data from the second test will be helpful but the primary source for development of acceleration factors will be the Shelf and Operating Life Tests being run each week. (See below).

Junction Temperature

Power (mw)	25°C	100°C	200 °C	300 ° C
0	Cell No.8	Cell No.7	Cell No.5	Cell No.9
150	Cell No.10	Cell No.1	Cell No.6	
300	Cell No.3	Cell No.2	.,	
450	Cell No.4			

Note: The number of device failures are shown in each cell

FIGURE 7 FIRST MATRIX TEST

C. Life and Mechanical and Environmental Tests (A.A. Dunham, J. Vance G. Granger)

In accordance with the terms of the contract proposal samples of units from the pilot line are being subjected to Life and Mechanical Electrical Tests as shown below:

300°C shelf, no power - 1000 hours - 25 units/week 200°C shelf, no power - 1000 hours - 25 units/week 300 mw operating, 25°C - 1000 hours - 25 units/week Mechanical and Electrical ----- 35 units/week

The life and Mechanical and Electrical Test end points for the device are:

$$h_{fe}$$
 (I_{c} = -10 ma, V_{CE} = 1v)
$$\frac{Min.}{15} \frac{Max.}{15}$$
 I_{CBO} (V_{CB} = 15v, I_{E} = 0)

Other tests being performed are:

$$V_{CBO} (I_e = 5 \mu a)$$
 25v $V_{EBO} (I_E = 100 \mu a)$ 3v

The units subjected to Life Tests are tested to the above criteria et various down periods and at the completion of tests as shown in Figure (3). The units subjected to Mechanical and Electrical Tests are tested to the same criteria after completion of tests.

The failures, according to the end point criteria for the initial lot of units are shown for Life Tests in Figure (8) and for Mechanical and Electrical Tests in Figure 9. There were no failures after 100 hours for 200°C and 300°C Shelf Tests. There were five failures after 100 hours for the 300 mw Operating Test. There were no failures after completion of Mechanical and

Electrical Tests.

The units which failed after 100 hours at 300 mw failed for I_{CBO} > .5 μ a. Analysis disclosed similar reasons for failure as observed in the matrix test (see below). Steps are being taken to eliminate the cause of the failures.

Lown Period	48 hours	nours	100 hours	ırs	250 hours	ırs	500 hours	ırs	1000 hours	ours
	Total Hours	Defects	Total Hours	Defects	Total	Defects	Total Hours	Defects	Total Hours	Defects
							-			
200°C Shelf										
Prior Periods	•	I	1	ı	ı		ı	ı	ı	ı
This Period	•	ı	2500	0				ı		,
Total	-	ı	2500	0		1		ı		
300°C Shelf										
Prior Periods	ı	1	•	ı	,	ı	1	1	•	ı
This Period	1		2500	0	•	1			1	ı
Total	•	1	2500	0	1	1	1	1	1	
300 mW Operating										
Prior Periods		ı	1	ı	1	ı	î	ı	•	ı
This Period	1	ı	2500	5		1		ı	•	•
Total	1		2500	5	•	1		ı		

FIGURE 8 PILOT LINE-2N1708 RELIABILITY IMPROVEMENT PROGRAM SAMPLE SHELF AND OPERATIIN LIFE TESTS

	Subgroup I Temperatur ing (200°C Moisture Resistance	Subgroup I Temperature Cycl- ing (200°C max.) Moisture Resistance	Subgroup II Constant Accelation (2000G) 6 Planes Shock (500G)- X, Y, Y, Y, Y, Z planes; 5 blows in each Vibration Fatigue Vibration Variab Frequency	Subgroup II Constant Accelation (200G) 6 Flanes Shock (50G)- X, Y, Y, Z, Planes; 5 blows in each Vibration Variable Frequency	į	Subgroup III Salt Atmosphere	Subgroup IV Lead Fatigue	igue
	8 Units		9 Units		8 Units		10 Units	
	No. Units Tested	No. Defects	No. Units Tested	No. Defects	No. Units Tested	No. Defects	No. Units Tested	No. Defects
Prior Periods	-		ı	ı	,	-	•	
This Period	8	0	6	0	8	0	10	0
Total	8	0	6	0	8	0	10	0

FIGURE 9 PILOT LINE-2N1708 RELIABILITY IMPROVEMENT PROGRAM SAMPLE MECHANICAL AND ENVIROMENTAL TEST

VI. CONCLUSIONS

- A. The step-stress tests as performed have not proved successful in accelerating normal failure modes. Emphasis will be placed on various temperatures and/or aging tests of another form.
- B. The acceleration factors as indicated by the first matrix test of factory units are within the control limits. A second matrix test will be run on units from the reliability line when basic engineering improvements are completed. Due to limitations on cell size, the primary source of information on acceleration factors is expected to be the weekly life tests.
- C. Due to manufacturing problems associated with the ceramic stem a stamped design with a Kovar glass seal has been established. Work will continue on the ceramic stem.
- D. Improved methods of oxide growth and the minimum oxide thickness to mask against phosphorus diffusion has been established.
- E. Contamination of substrate and/or wafer surfaces is reduced by:
 - Substitution of certain high molecular weight alkyl-or arylsubstituted polymeric ethylene glycol derivatives for waxes used in mounting wafers in lapping, polishing, and scribing operation.
 - 2. Use of acidic hydrogen peroxide to remove trace metals.
 - 3. Use of particular containers for certain purposes.
- F. It has been established in the laboratory that a fresh $P_2^0_5$ source should be used for each run. The optimum source temperature is $220^{\circ}\text{C} \pm 5^{\circ}\text{C}$.
- G. An improvement in the mounting technique has been achieved by evaporation of gold on the back of the pellet to improve wetting.
- H. Gold plated Kovar shells have been found to produce the most consistent seal and welding conditions have been found less critical when this material is used.

VII. PROGRAM FOR NEXT INTERVAL

- A. Eliminate or inhibit formation of "purple plague".
- B. Evaluate various power and/or temperature aging conditions on sealed units to permit removal of questionable product prior to sampling for life and mechanical and environmental tests.
- C. Continue studies of oxides and their ability to protect the surface of the pellet.
- D. Improve phosphorus and boron diffusion techniques.
- E. Continue studies of surface contamination on substrates and on wafers and methods of reducing contamination.
- F. Improve inspections and process controls.
- G. Complete revised standards for the high reliability pilot line.

VIII. PERSONNEL AND MAN-HOURS

The engineering personnel contributing to this program during this quarter are listed in Table 5. Also indicated is a tabulation of the man hours expended on the contract. Figure (10) depicts the 2N1708 Reliability Improvement Project Organization.

 $\begin{array}{cccc} \textbf{TABLE} & \textbf{V} \\ \\ \textbf{MANHOURS} & \textbf{FOR} & \textbf{THE} & \textbf{SECOND} & \textbf{QUARTER} \\ \end{array}$

Name	August	September	October	Total
	Engir	eers		
R.C. Pinto	184	-	-	184
W.L. Totten	181;	152	184	520
G.F. Granger	184	152	184	520
A.A. Dunham	184	38	46	268
J.F. Vance	-	-	10	10
P.J. Grenier	-	152	184	336
E.W. Karlin	46	-	•	46
W. Kern	64	32	24	120
L. Fo-	-	46	35	81
W. Triggs	-	14	9	13
G. Lang	-	16	-	16
J. Emanuel	-	-	7	7
U. Roundtree	-	-	13	15
Total Engineers	ઇ46	592	696	2134
	Technic	ia		
Manufacturing Services	408	478	602	1488
Testing Services	113	30	51	194
Total Technicians	521	508	653	1682
Cotal	1367	1100	1349	:816




FIGURE 10 201708 RELIABILITY IMPROVEMENT PROJECT ORGANIZATION CHART